Saturation current and on-resistance correlation during during repetitive short-circuit conditions on SiC JFET transistors

M. Berkani, S. Lefebvre, Z. Khatir

Результат исследований: Материалы для журналаСтатья

13 Цитирования (Scopus)

Аннотация

This letter presents a correlation between the reduction of the saturation current level and increase of on-state resistance and the top-metal ageing of normally ON SiC junction gate field effecttransistors. For this study, ageing has been obtained using repetitive short-circuit operations. Among monitored parameters during ageing, on-state resistance and short-circuit current level are those, which have the strongest evolution. The top-metal degradation has been characterized via the on-state resistance measurement during ageing. In particular, we clearly show that the top-metal restructuration due to ageing leads to an additional voltage drop between gate and source terminals and results to a lower gate-source junction voltage.

Язык оригиналаАнглийский
Номер статьи6314491
Страницы (с-по)621-624
Число страниц4
ЖурналIEEE Transactions on Power Electronics
Том28
Номер выпуска2
DOI
СостояниеОпубликовано - 1 янв 2013
Опубликовано для внешнего пользованияДа

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Подробные сведения о темах исследования «Saturation current and on-resistance correlation during during repetitive short-circuit conditions on SiC JFET transistors». Вместе они формируют уникальный семантический отпечаток (fingerprint).

  • Цитировать