Mutation Testing for Effective Verification of Digital Components of Physical Systems

N. G. Kushik, N. V. Evtushenko, S. N. Torgaev

Research output: Contribution to journalArticle

Abstract

Digital components of modern physical systems are often designed applying circuitry solutions based on the field programmable gate array technology (FPGA). Such (embedded) digital components should be carefully tested. In this paper, an approach for the verification of digital physical system components based on mutation testing is proposed. The reference description of the behavior of a digital component in the hardware description language (HDL) is mutated by introducing into it the most probable errors and, unlike mutants in high-level programming languages, the corresponding test case is effectively derived based on a comparison of special scalable representations of the specification and the constructed mutant using various logic synthesis and verification systems.

Original languageEnglish
Pages (from-to)1128-1133
Number of pages6
JournalRussian Physics Journal
Volume58
Issue number8
DOIs
Publication statusPublished - 1 Dec 2015

Fingerprint

mutations
high level languages
hardware description languages
programming languages
field-programmable gate arrays
logic
specifications
synthesis

Keywords

  • digital components
  • FPGA technology
  • mutants
  • testing
  • verification

ASJC Scopus subject areas

  • Physics and Astronomy(all)

Cite this

Mutation Testing for Effective Verification of Digital Components of Physical Systems. / Kushik, N. G.; Evtushenko, N. V.; Torgaev, S. N.

In: Russian Physics Journal, Vol. 58, No. 8, 01.12.2015, p. 1128-1133.

Research output: Contribution to journalArticle

@article{281934c5db4b42f1b6d39efa3e74abff,
title = "Mutation Testing for Effective Verification of Digital Components of Physical Systems",
abstract = "Digital components of modern physical systems are often designed applying circuitry solutions based on the field programmable gate array technology (FPGA). Such (embedded) digital components should be carefully tested. In this paper, an approach for the verification of digital physical system components based on mutation testing is proposed. The reference description of the behavior of a digital component in the hardware description language (HDL) is mutated by introducing into it the most probable errors and, unlike mutants in high-level programming languages, the corresponding test case is effectively derived based on a comparison of special scalable representations of the specification and the constructed mutant using various logic synthesis and verification systems.",
keywords = "digital components, FPGA technology, mutants, testing, verification",
author = "Kushik, {N. G.} and Evtushenko, {N. V.} and Torgaev, {S. N.}",
year = "2015",
month = "12",
day = "1",
doi = "10.1007/s11182-015-0622-6",
language = "English",
volume = "58",
pages = "1128--1133",
journal = "Russian Physics Journal",
issn = "1064-8887",
publisher = "Consultants Bureau",
number = "8",

}

TY - JOUR

T1 - Mutation Testing for Effective Verification of Digital Components of Physical Systems

AU - Kushik, N. G.

AU - Evtushenko, N. V.

AU - Torgaev, S. N.

PY - 2015/12/1

Y1 - 2015/12/1

N2 - Digital components of modern physical systems are often designed applying circuitry solutions based on the field programmable gate array technology (FPGA). Such (embedded) digital components should be carefully tested. In this paper, an approach for the verification of digital physical system components based on mutation testing is proposed. The reference description of the behavior of a digital component in the hardware description language (HDL) is mutated by introducing into it the most probable errors and, unlike mutants in high-level programming languages, the corresponding test case is effectively derived based on a comparison of special scalable representations of the specification and the constructed mutant using various logic synthesis and verification systems.

AB - Digital components of modern physical systems are often designed applying circuitry solutions based on the field programmable gate array technology (FPGA). Such (embedded) digital components should be carefully tested. In this paper, an approach for the verification of digital physical system components based on mutation testing is proposed. The reference description of the behavior of a digital component in the hardware description language (HDL) is mutated by introducing into it the most probable errors and, unlike mutants in high-level programming languages, the corresponding test case is effectively derived based on a comparison of special scalable representations of the specification and the constructed mutant using various logic synthesis and verification systems.

KW - digital components

KW - FPGA technology

KW - mutants

KW - testing

KW - verification

UR - http://www.scopus.com/inward/record.url?scp=84956891930&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84956891930&partnerID=8YFLogxK

U2 - 10.1007/s11182-015-0622-6

DO - 10.1007/s11182-015-0622-6

M3 - Article

AN - SCOPUS:84956891930

VL - 58

SP - 1128

EP - 1133

JO - Russian Physics Journal

JF - Russian Physics Journal

SN - 1064-8887

IS - 8

ER -